|
|
ÃÖ´ë 12.8Gbps (SERDES) |
|
ÃÖ´ë 38Gbps(without SERDES) |
|
ÃÖ´ë 16(15X10) FIFOs |
|
³ôÀº µ¿ÀÛ¼Óµµ |
|
- fMAX = 360 MHz, tPD = 3.0ns |
|
- tCO = 2.9ns, tS = 2.0ns |
|
64 to 256 I/Os Áö¿ø |
|
ÃÖ´ë 188:1 È®ÀåµÈ MUX ´É·Â |
|
|
|
|
ÁÖÆļö ÇÕ¼º & Skew management |
|
Clock shifting, multiply & divide ´É·Â |
|
Clock shiftingÀº ÃÖ´ë ¡¾2.35ns 335ps ½ºÅÜ |
|
ÃÖ´ë 4°³ÀÌ PLLs Áö¿ø |
|
|
|
|
LVCMOS 1.8, 2.5, 3.3 & LVTTL Áö¿ø |
|
SSTL 2/3 Class¥°&¥± Áö¿ø |
|
HSTL Class ¥°, ¥² & ¥³ Áö¿ø |
|
GTL+, PCI-X Áö¿ø |
|
LVPCL, LVDS & Bus LVDS Áö¿ø |
|
Hot socketing |
|
Programmable drive strength |
|
sysHSI ÃÖ´ë 16ä³Î Áö¿ø |
|
- Serializer / de-serializer (SERDES) Æ÷ÇÔ |
|
- Clock Data Recovery (CDR) |
|
- ä³Î´ç 800Mbps |
|
- 10B / 12B Áö¿ø |
|
- 8B / 10B Áö¿ø |
|
Source synchronous |
|
µÎ°¡Áö ¿É¼Ç |
|
- High performance sysHIS (Standard ¹öÀü) |
|
- LOW-cost, no sysHSI( ¡°E¡± ¹öÀü) |
|
|
|