HOME > Á¦Ç° ¼Ò°³ > Lattice > ispCLOCK   
 
 
 
 
 
  ¿©·¯ ŸÀÔÀÇ Å¬·° µð¹ÙÀ̽ºµéÀ» ÇϳªÀÇ ispClock µð¹ÙÀ̽º·Î ´ëüÇÒ¼ö ÀÖ´Ù.
  ±¸ºÒ±¸ºÒÇÑ ÆÐÅÏ°¡ Á¾´ÜÀúÇ×µéÀ» ¾ø¾Ù ¼ö ÀÖ´Ù.
   
  ÁöÅÍ¿Í ½ºÅ¥¸¦ ÁÙ¿©ÁØ´Ù.
  ½ÅÈ£ ÁýÀûµµ¸¦ Çâ»ó½ÃŲ´Ù.
   
  ŸÀÌ¹Ö ¸¶ÁøÀÇ ºÒÈ®½Ç¼ºÀ» ÁÙ¿©ÁØ´Ù.
  ½ÃÀå Ãâ½Ã ½Ã°£À» ÁÙ¿©ÁØ´Ù.
   
  JTAG ÇÁ·Î±×·¡¹Ö °ú ¹Ù¿îµå¸® ½ºÄµ
   
  4°³ÀÇ ±¸¼º ÇÁ·ÎÆÄÀÏÀ» µð¹ÙÀ̽º ³»¿¡ ÀúÀåÇÒ ¼ö°¡ ÀÖ¾î Àü¿ø ¼Òºñ¸¦ ÁÙÀ̰ųª ½ÃÇè »óÅ ¶Ç´Â ±× ¹ÛÀÇ ´Ù¸¥ ¸ñÀûÀ¸·Î
     µ¿ÀûÀ¸·Î ±¸¼º ÆÄÀÏÀ» ¹Ù²Ü ¼ö ÀÖ´Ù.
   
  ÇÑ °³ÀÇ µð¹ÙÀ̽º ¾È¿¡ Á¦·Î µô·¹ÀÌ ¹öÆÛ¿Í ºñ Á¦·Î µô·¹ÀÌ ¹öÆÛ¸¦ µ¿½Ã¿¡ ±¸¼ºÇÒ ¼ö ÀÖ´Ù.
   
Feature
ispClock5600A Family
ispClock5600 Family
input & Output Frequency Range
8 to 400MHz
8 to 400MHz
10 to 320MHz
10 to 320MHz
Programmable Input & Output Interface Types
LVTTL, LVCMOS, SSTL HSTL, LVDS, LVPECL
LVTTL, LVCMOS, SSTL HSTL, LVDS, LVPECL
LVTTL, LVCMOS, SSTL HSTL, LVDS, LVPECL
LVTTL, LVCMOS, SSTL HSTL, LVDS, LVPECL
Outputs
10
20
10
20
Feedback
Internal/External
Internal/External
Internal/External
Internal/External
Output-Output Skew (Max)
50ps
50ps
50ps
50ps
Maximum Cycle-Cycle Jitter
70ps (peak-peak)
70ps (peak-peak)
70ps (peak-peak)
70ps (peak-peak)
Maximum RMS Period Jitter
12ps
12ps
12ps
12ps
Fequenencies Generated
5
5
5
5
Programmable Skew
156ps to 12ns
156ps to 12ns
195ps to 12ns
195ps to 12ns
Programmable Temination
40 to 70 §Ù
40 to 70 §Ù
40 to 70 §Ù
40 to 70 §Ù
Package
48-pin TQFP
100-pin TQFP
48-pin TQFP
100-pin TQFP
Ordering Part Number
ispPAC-CLK5610AV-01T48C
ispPAC-CLK5620AV-01T100C
ispPAC-CLK5610V-01T48C
ispPAC-CLK5620V-01T100C